信州大学HOMEENGLISH交通・キャンパス案内

研究者総覧研究者総覧

研究者、研究内容などで検索
項目別検索はこちら

上口光  ジョウグチ コウ

教員組織学術研究院(工学系)電話番号
教育組織工学部 電子情報システム工学科FAX番号
職名准教授メールアドレス
住所〒380-8553 長野県長野市若里4-17-1ホームページURL

プロフィール

兼担研究科・学部
大学院理工学系研究科 情報工学専攻
大学院総合工学系研究科 システム開発工学専攻
研究分野
集積回路設計
計算機アーキテクチャ
半導体メモリ
所属学会
所属学会
電子情報通信学会
IEEE (米国電気電子学会)
学歴
出身大学院
2007 , 広島大学 , 大学院先端物質科学研究科 , 半導体集積科学専攻
2004 , 広島大学 , 大学院先端物質科学研究科 , 量子物質科学専攻

出身学校・専攻等(大学院を除く)
2002 , 広島大学 , 工学部 , 第二類(電気系)

取得学位
博士(工学) , 日本
修士(工学) , 日本
学士(工学) , 日本
研究職歴等
研究職歴
2014- , 信州大学 工学部 情報工学科 准教授
2012-2014 , 中央大学 研究開発機構 機構助教
2010-2012 , 東京大学 大学院工学系研究科 電気系工学専攻 特任研究員
2009-2010 , 広島大学 HiSIM研究センター 特任助教
2008-2009 , 広島大学 ナノデバイス・バイオ融合科学研究所 研究員
2007-2008 , 広島大学 半導体・バイオ融合集積化技術の構築プロジェクト 研究員
2004-2007 , 日本学術振興会 特別研究員(DC1)

研究活動業績

研究業績(著書・
発表論文等)
著書
「ヘルスケアとバイオ医療のための先端デバイス機器」 第20章 "口腔内留置型バイオセンサー"
:218-228 2009(May)
Author:村上裕二, 石川智弘, 上口光, 吉田毅


論文
Understanding relation between performance and reliability of NAND flash / SCM hybrid solid-state drive (SSD)
IEEE Transactions on Very Large Scale Integration Systems,24(6):2208-2219 2016(Jun.)
Author:Shuhei Tanakamaru, Shogo Hosaka, Koh Johguchi, Hirofumi Takishita and Ken Takeuchi


Investigation and improvement of verify-program in carbon nanotube-based nonvolatile memory
IEEE Transaction on Electron Devices,62(9):2837-2844 2015(Jul. 20)
Author:Sheyang Ning, Tomoko Ogura-Iwasaki, Kazuya Shimomura, Koh Johguchi, Eisuke Yanagizawa, Glen Rosendale, Monte Manning, Darlene Viviani, Thomas Rueckes and Ken Takeuchi


Experimental investigation of program-voltage (20 V) generation with boost converter for 3D-stacked NAND flash SSD
IEEE Transactions on Components, Packaging and Manufacturing Technology,5(2):188-193 2015(Jan. 19)
Author:Teruyoshi Hatanaka, Koh Johguchi and Ken Takeuchi


Cost, capacity and performance analyses for hybrid SCM/NAND flash SSD
IEEE Transaction on Circuits and Systems I,61(8):2360-2369 2014(Jul. 24)
Author:Chao Sun, Tomoko Ogura-Iwasaki, Takahiro Onagi, Koh Johguchi and Ken Takeuchi


NAND phase change memory with block-erase architecture and pass-transistor design requirements for write and disturbance
IEICE Transactions on Electronics,E97-C(4):351-359 2014(Apr. 01)
Author:Koh Johguchi, Kazuaki Yoshioka and Ken Takeuchi


A temperature tracking read reference current and write voltage generator for multi-level phase change memories
IEICE Transactions on Electronics,E97-C(4):342-350 2014(Apr. 01)
Author:Koh Johguchi, Toru Egami, Kousuke Miyaji and Ken Takeuchi


Investigation of multi-level-cell and SET operations on super-lattice phase change memories
Japanese Journal of Applied Physics (JJAP),53(4S):04ED02 2014(Feb. 10)
Author:Toru Egami, Koh Johguchi, Senju Yamazaki and Ken Takeuchi


Hybrid triple-level-cell (TLC) /multi-level-cell (MLC) NAND flash storage array
Japanese Journal of Applied Physics (JJAP),53(4S):04EE04 2014(Feb. 10)
Author:Shogo Hachiya, Koh Johguchi, Kousuke Miyaji and Ken Takeuchi


A high performance and energy-efficient cold data eviction algorithm for 3D-TSV hybrid ReRAM/MLC NAND SSD
IEEE Transactions on Circuits and Systems I,61(2):382-392 2014(Jan. 24)
Author:Chao Sun, Kousuke Miyaji, Koh Johguchi and Ken Takeuchi


×10 fast write, 80% energy saving temperature controlling set method for multi-level cell phase change memories to solve the scaling blockade
Elsevier Solid-State Electronics,81:78-85 2013(Feb. 28)
Author:Koh Johguchi, Toshimichi Shintani, Takahiro Morikawa, Kazuaki Yoshioka and Ken Takeuchi


Endurance enhancement and high speed set/reset of 50nm generation HfO2–based resistive random access memory (ReRAM) cell by intelligent set/reset pulse shape optimization and verify scheme
Japanese Journal of Applied Physics (JJAP),51(2S):02BD07 2012(Feb. 20)
Author:Kazuhide Higuchi, Kousuke Miyaji, Koh Johguchi and Ken Takeuchi


Through-silicon-via (TSV) design with clustering structure and adaptive TSV control for 3D solid-state-drive boost converter system
Japanese Journal of Applied Physics (JJAP),51(2S):02BE02 2012(Feb. 20)
Author:Koh Johguchi, Teruyoshi Hatanaka and Ken Takeuchi


Through-silicon-via (TSV) design for a 3D-solid-state-drive (SSD) system with boost converter in a package
IEEE Transactions on Components, Packaging and Manufacturing Technology,1(2):269-277 2011(Mar. 24)
Author:Koh Johguchi, Teruyoshi Hatanaka, Koichi Ishida, T. Yasufuku, Makoto Takamiya, Takayasu Sakurai and Ken Takeuchi


Prediction of circuit-performance variations from technology variations for reliable 100 nm SOC circuit design
IEICE Transactions on Electronics,E94-C(3):361-367 2011(Mar. 01)
Author:Norio Sadachika, Shu Mimura, Akihiro Yumisaki, Koh Johguchi, Akihiro Kaya, Mitiko Miura-Mattausch and Hans Jürgen Mattausch


HiSIM-HV: A compact model for simulation of high-voltageMOSFET circuits
IEEE Transaction on Electron Devices,57(10):2671-2677 2010(Sep. 09)
Author:Yasunori Oritsuki, Masahiro Yokomichi, Takahiro Kajiwara, Akihiro Tanaka, Norio Sadachika, Masataka Miyake, Hideyuki Kikuchihara, Koh Johguchi, Uwe Feldmann, Hans Jürgen Mattausch and Mitiko Miura-Mattausch


Actuation of magnetic beads on a complementary metal–oxide–semiconductor chip for biological applications
Japanese Journal of Applied Physics (JJAP),49:04DL08 2010(Apr. 20)
Author:Tomohiro Ishikawa, Fumie Kaneko and Koh Johguchi


Measurement-based ring oscillator variation analysis
IEEE Design&Test of Computers,4(2):21-25 2010(Mar. 29)
Author:Koh Johguchi, Akihiro Kaya, Shinya Izumi, Hans Jürgen Mattausch and Tetsushi Koide


Correlating microscopic and macroscopic variation with surface-potential compact model
IEEE Electron Device Letters,30(8):873-875 2009(Jul. 17)
Author:Hans Jürgen Mattausch, Norio Sadachika, Akihiro Yumisaki, Akihiro Kaya, Wataru Imafuku, Koh Johguchi, Tetsushi Koide and Mitiko Miura-Mattausch


Variation analysis of CMOS technologies using surface-potential MOSFET model
Journal of Telecommunications and Information Technology,4/2009:37-44 2009(Apr. 01)
Author:Hans Jürgen Mattausch, Akihiro Yumisaki, Norio Sadachika, Akihiro Kaya, Koh Johguchi, Tetsushi Koide, Mitiko Miura-Mattausch


4-port unified data/instruction cache design with distributed crossbar and interleaved cache-line words
IEICE Transactions on Electronics,E90-C(11):2157-2160 2007(Nov. 01)
Author:Koh Johguchi, Hans Jürgen Mattausch, Tetsushi Koide and Tetsuo Hironaka


A 2-stage-pipelined 16 port SRAM with 590 Gbps random access bandwidth and large noise margin
IEICE Electronics Express (ELEX),4(2):21-25 2007(Jan. 25)
Author:Koh Johguchi, Yuya Mukuda, Ken-ichi Aoyama, Hans Jürgen Mattausch and Tetsushi Koide


Distributed-crossbar architecture for area-efficient combined data/instruction caches with multiple ports
IEE Electronics Letters,40(3):160-162 2004(Feb. 05)
Author:Koh Johguchi, Zhaomin Zhu, Tai Hirakawa, Testushi Koide, Tetsuo Hironaka, Hans Jürgen Mattausch


学会発表
23% faster program and 40% energy reduction of carbon nanotube non-volatile memory with over 1011endurance
Digest of Technical Papers, 2014 Symposium on VLSI Technology (VLSI-Technology) , :96-97 2014(Jun. 09)
Author:Seyang Ning, Tomoko Ogura-Iwasaki, Kazuya Shimomura, Koh Johguchi, Glen Rosendale, Monte Manning, Darlene Viviani, Thomas Rueckes and Ken Takeuchi


Performance and reliability of NAND flash/SCM hybrid SSD during write/erase cycling
Proceedings of 2014 IEEE 6th International Memory Workshop (IMW2014) 2014(May 19)
Author:Shuhei Tanakamaru, Shogo Hosaka, Koh Johguchi and Ken Takeuchi


Virtical and horizontal location design of program voltage generator for 3D-integrated ReRAM/NAND flash hyhrid SSD
Proceedings of International Conference on Electronics Packaging 2014 (ICEP2014) , :113-116 2014(Apr. 23)
Author:Tomoya Ishii, Koh Johguchi and Ken Takeuchi


A workload-aware-design of 3D-NAND flash memory for enterprise SSDs
Proceedings of 2014 15th International Symposium on Quality Electronic Design 2014 (ISQED2014) , :554-561 2014(Mar. 10)
Author:Chao Sun, Koh Johguchi and Ken Takeuchi


半導体不揮発メモリを用いた次世代SSDの研究開発(招待講演)
電子情報通信学会技術研究報告 , 113(419):83 2014(Jan.)
Author:上口光


Low-power super-lattice phase-change memory without melting and write-pulse down slope
Proceedings of Phase Change Oriented Science (PCOS) , :73-74 2013(Nov. 28)
Author:Koh Johguchi, Kazuaki Yoshioka and Ken Takeuchi


Write voltage and read reference current generator for MLC-PCM considering with temperature characteristics
Proceedings of Phase Change Oriented Science (PCOS) , :71-72 2013(Nov. 28)
Author:Koh Johguchi, Toru Egami, Kousuke Miyaji and Ken Takeuchi


TLC/MLC NAND flash mix-and-match design with exchangeable storage array
Extended Abstracts of International Conference on Solid State Devices and Materials (SSDM) , :894-895 2013(Sep. 24)
Author:Shogo Hachiya, Koh Johguchi, Kousuke Miyaji and Ken Takeuchi


Investigation of multi-level-cell operation with 2-step SET pulse and SET operation on super-lattice phase change memories
Extended Abstracts of International Conference on Solid State Devices and Materials (SSDM) , :548-549 2013(Sep. 24)
Author:Toru Egami, Koh Johguchi, Senju Yamazaki and Ken Takeuchi


SCM capacity and NAND over-provisioning requirements for SCM/NAND flash hybrid enterprise SSD
Proceedings of 2013 IEEE International Memory Workshop (IMW2013) 2013(May 26)
Author:Chao Sun, Hiroki Fujii, Kousuke Miyaji, Koh Johguchiand Ken Takeuchi


Write voltage and read reference current generator for multi-level Ge2Sb2Te5-based phase change memories with temperature characteristics tracking
Proceedings of 2013 IEEE 5th International Memory Workshop (IMW2013) 2013(May 26)
Author:Koh Johguchi, Toru Egami and Ken Takeuchi


Highly reliable, low-power super-lattice phase-change memory without melting and write-pulse down slope
Proceedings of 2013 IEEE International Reliability Physics Symposium (IRPS2013) , :MY.5.1 2013(Apr. 16)
Author:Koh Johguchi, Toru Egami and Ken Takeuchi


Investigation of program-voltage generator integration for ReRAM and NAND flash memory hybrid three-dimensional solid-state drive
Proceedings of International Conference on Electronics Packaging 2013 (ICEP2013) , :473-477 2013(Apr. 10)
Author:Teruyoshi Hatanaka, Koh Johguchi and Ken Takeuchi


Over 10-times high-speed, energy efficient 3D TSV-integrated hybrid ReRAM/MLC NAND SSD by intelligent data fragmentation suppression
18th Asia and South Pacific Design Automation Conference (ASP-DAC2013) University LSI Design Contest, 2013 , :81-82 2013(Mar.)
Author:Chao Sun, Hiroki Fujii, Kousuke Miyaji, Koh Johguchi, Kazuhide Higuchi and Ken Takeuchi


High density NAND phase change memory with block-erase architecture and investigations for write and disturb requirements
Proceedings of Phase Change Oriented Science (PCOS) , :36 2012(Nov. 29)
Author:Koh Johguchi, Kazuaki Yoshioka and Ken Takeuchi


An integrated variable positive/negative temperature coefficient read reference generator for MLC PCM/NAND hybrid 3D SSD
Proceedings of 2012 IEEE Asian Solid-State Circuits Conference (A-SSCC2012) , :313-316 2012(Nov. 12)
Author:Kousuke Miyaji, Koh Johguchi, Kazuhide Higuchi and Ken Takeuchi


x11 performance increase, x6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM/MLC NAND SSDs by data fragmentation suppression
Digest of Technical Papers, IEEE Symposium on VLSI Circuits , :134-135 2012(Jun. 13)
Author:Hiroki Fujii, Kousuke Miyaji, Koh Johguchi, Kazuhide Higuchi, Chao Sun and Ken Takeuchi


High density NAND phase change memory with block-erase architecture to compromise write and disturb requirements
Proceedings of 2012 IEEE 4th International Memory Workshop (IMW2012) 2012(May 20)
Author:Kazuaki Yoshioka, Koh Johguchi and Ken Takeuchi


A 3D-integration method to compensate output voltage degradation of boost converter for compact solid-state-drives
Proceedings of 2011 IEEE International Conference on 3D System Integration (3DIC2011) 2012(Jan. 31)
Author:Teruyoshi Hatanaka, Koh Johguchi and K. Takeuchi,


Temperature controlling set method for multi-level cell phase change memories: x10 fast write, 80% energy saving
Proceedings of 2011 11th Annual Non-Volatile Memory Technology Symposium (NVMTS2011) , :106-107 2011(Nov. 07)
Author:Koh Johguchi, Toshimichi Shintani, Takahiro Morikawa, Kazuaki Yoshioka and Ken Takeuchi


50nm HfO2 ReRAM with 50-times endurance enhancement by set/reset turnback pulse & verify scheme
Extended Abstract of 2011 International Conference on Solid State Devices and Materials (SSDM2011) , :1011-1012 2011(Sep. 28)
Author:Kazuhide Higuchi, Kousuke Miyaji, Koh Johguchi and Ken Takeuchi


Adaptive through-silicon-via control with clustering for 3D solid-state-drive boost converter system
Extended Abstract of 2011 International Conference on Solid State Devices and Materials (SSDM2011) , :1057-1058 2011(Sep. 28)
Author:Koh Johguchi, Teruyoshi Hatanaka and Ken Takeuchi


The role of functional memories in parallel information processing with localized and distributed systems
Proceedings of 10th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT2009) , :xxiii 2009(Dec. 08)
Author:Hans Jürgen Mattausch, Koh Johguchi, Takeshi Kumaki and Tetsushi Koide


Within-die/wafer variation analysis of basic CMOS circuits based on surface-potential-model HiSIM2
Extended Abstract of 2009 International Conference on Solid State Devices and Materials (SSDM 2009) , :1072-1073 2009(Oct. 07)
Author:Koh Johguchi, Akihiro Kaya, Shinya Izumi, Hans Jürgen Mattausch, Tetsushi Koide and Norio Sadachika


Actuation of magnetic beads on a CMOS chip for biological applications
Extended Abstract of 2009 International Conference on. Solid State Devices and Materials (SSDM 2009) , :675-676 2009(Oct. 07)
Author:Tomohiro Ishikawa, Koh Johguchi and Fumie Kaneko


Modeling of electron tunneling in SOI-MOSFET and its influence on device characteristics
Proceedings of 2009 IEEE International SOI Conference 2009(Oct. 05)
Author:Takuro Hayashi, Norio Sadachika, Takahiro Murakami, Daisuke Sugiyama, Shohei Yukuta, Shunta Kusu, Koh Johguchi, Masataka Miyake, Hans Jürgen Mattausch, Mitiko Miura-Mattausch, Shunsuke Baba and Jiro Ida


Variation analysis of CMOS technologies using surface-potential MOSFET model
Proceedings of 8th International Symposium on Diagnostics & Yield (D&Y2009) , :37-44 2009(Jun. 22)
Author:Hans Jürgen Mattausch, Akihiro Yumisaki, Norio Sadachika, Akihiro Kaya, Koh Johguchi, Tetsushi Koide, Mitiko Miura-Mattausch


A wireless chip for intra-oral temperature measurement
Proceedings of 15th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI2009) , :477-481 2009(Mar. 09)
Author:Tomohiro Ishikawa, Yoshihiro Masui, Koh Johguchi, Takeshi Yoshida and Yuji Murakami


Analysis of process variations in 90-nm CMOS technology using ring oscillators
Proceedings of 15th Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI2009) , :446-449 2009(Mar. 09)
Author:Akihiro Kaya, Koh Johguchi, Shinya Izumi, Hans Jürgen Mattausch and Tetsushi Koide


Swallowable biosensor: Development of digestive organs sensors for continuous diagnosis
Proceedings of Pacific Rim Meeting on Electrochemical and Solid-state Science (PRiME 2008) 2008(Oct. 12)
Author:Tomohide Noda, Yuji Murakami, Tomohiro Ishikawa, Nobuo Sasaki, Zhang Yi, Tsuyoshi Takeuchi, Takunari Kunimasa, Kazuaki Shibata, Tetsushi Koide, Koh Johguchi and Akio Kuroda


Static-noise-margin analysis of major SRAM-cell types including production variations for a 90nm CMOS process
Proceedings of 14th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI2007) , :261-265 2007(Oct. 15)
Author:Shinya Izumi, Koh Johguchi, Hans Jürgen Mattausch and Tetsushi Koide


0.6-Tbps, 16-port SRAM design with 2-stage-pipeline and multi-stage-sensing scheme
Proceedings of 33rd European Solid-State Circuits Conference (ESSCIRC2007) , :320-323 2007(Sep. 11)
Author:Koh Johguchi, Yuya Mukuda, Shinya Izumi, Hans Jürgen Mattausch and Tetsushi Koide


Unified data/instruction cache with hierarchical multi-port architecture and hidden precharge pipeline
Proceedings of 2006 IEEE Asia Pacific Conf. on Circuits and Systems (APCCAS2006) , :1299-1302 2006(Dec. 06)
Author:Koh Johguchi, Zhaomin Zhu, Hans Jürgen Mattausch, Tetsushi Koide, Tetsuo Hironaka and Kazuya Tanigawa


Access queues for multi-bank register files enabling enhanced performance of highly parallel processors
Proceedings of 2006 IEEE Region 10 Conference (TENCON2006) , CA2.4:54-57 2006(Nov. 14)
Author:Yuya Mukuda, Ken-ichi Aoyama, Koh Johguchi, Hans Jürgen Mattausch, Tetsushi Koide, Moto Maeda, Tetsuo Hironaka and Kazuya Tanigawa


Multi-bank register file for increased performance of highly-parallel processors
Proceedings of 32nd European Solid-State Circuits Conference (ESSCIRC2006) , :154-157 2006(Sep. 19)
Author:Koh Johguchi, Ken-ichi Aoyama, Tetsuya Sueyoshi, Hans Jürgen Mattausch, Tetsushi Koide, Moto Maeda, Tetsuo Hironaka and Kazuya Tanigawa


Low power bank-based multi-port SRAM design due to bank standby mode
Proceedings of 47th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004) , I:569-572 2004(Jul. 25)
Author:Zhaomin Zhu, Koh Johguchi, Hans Jürgen Mattausch, Tetsushi Koide and Tetsuo Hironaka


Combined data/instruction cache with bank-based multi-port architecture
Extended Abstract of 2003 International Conference on Solid State Devices and Materials (SSDM2003) , :152-153 2003(Sep. 16)
Author:Koh Johguchi, Zhaomin Zhu, Tai Hirakawa, Tetsushi Koide, Tetsuo Hironaka and Hans Jürgen Mattausch


A novel hierarchical multi-port cache
Proceedings of 29th European Solid-State Circuits Conference (ESSCIRC2003) , :405-408 2003(Sep. 16)
Author:Zhaomin Zhu, Koh Johguchi, Hans Jürgen Mattausch, Tetsushi Koide, Tai Hirakawa and Tetsuo Hironaka


A high-speed and low-power hierarchical multi-port-cache
Proceedings of COOL Chips VI , :76 2003(Apr. 16)
Author:Zhaomin Zhu, Koh Johguchi, Hans Jürgen Mattausch, Tetsushi Koide, Tai Hirakawa and Tetsuo Hironaka


High access bandwidth multi-port-cache design with compact hierarchical 1-port-bank structure
Proceedings of 11th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI2003) , :394-400 2003(Apr. 03)
Author:Zhaomin Zhu, Koh Johguchi, Hans Jürgen Mattausch, Tetsushi Koide, Tai Hirakawa and Tetsuo Hironaka

研究費
科学研究費補助金(研究代表者)
2013 - 2015 , ナノスケール不揮発性メモリによるビッグデータストレージシステムの開発 , 若手研究(B)
2004 - 2007 , 階層型多ポートメモリによる命令・データ統合型キャッシュの 集積回路技術に関する研究 , 特別研究員奨励費

教育活動実績

授業等
2016 , 前期 , 論理回路Ⅰ
2016 , 前期 , 論理回路Ⅱ
2016 , 後期 , 計算機デバイス特論
2015 , 前期 , 力学
2015 , 前期 , 論理回路Ⅰ
2015 , 前期 , 論理回路Ⅱ
2014 , 後期 , 計算機デバイス特論